

## ONBOARD HIGH DATA RATE SIGNAL PROCESSING AND STORAGE

WARNER H. MILLER  
NASA/GSFC  
4/17/85

P.18

HISTORY

THE NEED TO INCREASE THE INFORMATION RETURN FROM SPACE-BORNE IMAGING SYSTEMS HAS GROWN DRAMATICALLY DURING THE PAST DECADE. THE GROWTH IN THE USE OF MULTISPECTRAL DATA HAS RESULTED IN THE NEED FOR GREATER SPATIAL RESOLUTION AND SPECTRAL COVERAGE. INCREASES IN RESOLUTION, FIELD OF VIEW AND NUMBER OF SPECTRAL BANDS HAVE ALL POINTED IN THE SAME DIRECTION...TOWARD INCREASED DATA RATES AND HIGHER BANDWIDTH REQUIREMENTS. FURTHERMORE, THE DATA RATE IMPLIED BY THESE IMPROVED PERFORMANCE CHARACTERISTICS CAN BE EXPECTED TO GROW MORE RAPIDLY THAN SPACECRAFT TELECOMMUNICATIONS CAPABILITIES. ALTHOUGH THE TELECOMMUNICATIONS CAPABILITY PLANNED THROUGH THE 1980S IS RELATIVELY LARGE, FEASIBILITY STUDIES ON SOLID STATE MULTISPECTRAL IMAGING INSTRUMENTS IN SUPPORT OF LAND OBSERVING SYSTEMS, USING CHARGE COUPLED DEVICES (CCD) TECHNOLOGY, UNCOVER DATA RATES THAT EXCEED THE TELECOMMUNICATIONS CHANNEL CAPACITY. ONBOARD SIGNAL/DATA PROCESSING WILL PLAY A PIVOTAL ROLE IN SATISFYING THE NEED FOR MORE INFORMATION BY UTILIZING THE AVAILABLE COMMUNICATION CHANNEL AT HIGHER EFFICIENCY.

THE OBJECTIVE OF THIS PROGRAM IS TO ADVANCE THE STATE-OF-THE-ART IN ONBOARD IMAGE DATA PROCESSING AND STORAGE THROUGH THE USE OF ADVANCE GAAS INTEGRATED CIRCUIT TECHNOLOGY. AS GAAS INTEGRATED CIRCUIT TECHNOLOGY MATURES, IT WILL BE ADVANTAGEOUS FOR SMART SENSOR SIGNAL PROCESSING, WHERE THE HARDWARE REQUIREMENT IS HIGH DATA RATE PROCESSING, AT LOW POWER AND INCLUDING RADIATION TOLERANCE.

FUTURE PLANS

THE OBJECTIVE OF AN EXISTING CONTRACT WITH ROCKWELL INTERNATIONAL IS TO MANUFACTURE A MICROPROCESSOR CHIP SET USING GAAS. THIS CHIP SET, WHEN FUNCTIONING TOGETHER ON A SINGLE CIRCUIT BOARD, WILL PERFORM HIGH DATA RATE IMAGE PROCESSING ALGORITHMS. THE INITIAL CHIP SET WOULD CONSIST OF FOUR DEVICE TYPES WITH THE ABILITY TO ADD FAMILY PARTS AS FUTURE SYSTEM DEMANDS REQUIRE. THE DEVICE TYPES WOULD INCLUDE: CONTROL SEQUENCER WITH ROM, 8 BIT SLICE GENERAL PROCESSOR, I/O AND INTERRUPT CONTROLLER, AND A GENERAL PURPOSE RAM. THIS CHIP SET USING GAAS TECHNOLOGY WOULD PRODUCE A FUNCTIONAL COMPUTER SYSTEM OPERATING WITH A 5 NANOSECOND MICROCYCLE TIME. IN 1985, THE CHIP SET ARCHITECTURE WILL BE DEFINED, AND THE CHIP

SET CRITICAL SPEED PATH ANALYZED TO ATTAIN A SYSTEM CLOCK RATE OF NO LESS THAN 200 MHZ. FOLLOWING TASKS WILL INCLUDE CHIP SET DESIGN, LAYOUT AND FABRICATION. FINALLY, THE CHIP SET WILL BE INTEGRATED ONTO A SINGLE CIRCUIT BOARD WITH THE CONTROL SEQUENCER, ROM MASK PROGRAMMED TO PERFORM AN IMAGING PROCESSING FUNCTION. WHEN CONFIGURING TWO 8-BIT SLICES OF THE GENERAL PROCESSOR, THE CHIP SET ARCHITECTURE WILL DEMONSTRATE EMULATION OF MIL-STD-1750A INSTRUCTION SET.

506-58-16

## ONBOARD HIGH DATA RATE SIGNAL PROCESSING AND STORAGE


### I. TECHNICAL OBJECTIVES

ADVANCE THE STATE-OF-THE-ART IN ONBOARD IMAGE SIGNAL PROCESSING AND STORAGE THROUGH THE USE OF ADVANCED GALLIUM ARSENIDE (GAs) INTEGRATED CIRCUIT TECHNOLOGY.

### II. TECHNICAL APPROACH

DESIGN, DEVELOP AND FABRICATE AN 8-BIT SLICE GAs GENERAL PROCESSOR CHIP SET CAPABLE OF PERFORMING HIGH DATA RATE IMAGE PROCESSING ALGORITHMS. THE BIT SLICES CAN BE CASCADED TO PROVIDE DATA BUS WIDTH OF 3 BIT MULTIPLES (8, 16, 24, 32, 40). WHEN CONFIGURING TWO 8 BIT SLICES, THE CHIP SET ARCHITECTURE WILL DEMONSTRATE EMULATION OF MIL-STD-1750A INSTRUCTION SET.

WARNER MILLER  
4/17/85



ORIGINAL PAGE IS  
OF POOR QUALITY


REAL TIME PROCESSING OF IMAGING ARRAYS  
 RELATIONSHIP BETWEEN SPATIAL RESOLUTION AND DATA RATE FOR ONE SPECTRAL BAND  
 ASSUMING 185K FOV AND AN EARTH VIEWING ALTITUDE OF 700KM

IFOV (M)	# DET. PER FOV	INTEG. TIME (DWELL)	PIXEL RATE (MSEC.)	PIXEL PERIOD (MICRO SEC.)			SERIAL DATA RATE PER SPECTRAL BAND (B/SEC.)
				—	—	—	
120	1542	17.7	87KPPS	11.5	695.7 K	1.57M	
80	2313	11.8	196K	5.1		2.78M	
60	3083	8.9	347.7K	2.9		6.26M	
40	4625	5.9	782.4K	1.3		11.13M	
30	6167	4.4	1,39MPPS	0.72		25.0 M	
20	9250	2.9	3,13M	0.32		44.5 M	
15	12334	2.2	5.56M	0.179		100.0 M	
ALOS/MLA	18500	1.47	12.5M	0.080			

## NASA RELATED R&D EFFORTS

- \* LASER COMMUNICATION (506-58-26)
  - CLOCK RECOVERY CIRCUITRY
  - MATCH FILTER
  - DATA DETECTOR AND MODULATOR
  
- \* RESEARCH OPTICAL SENSOR (666-51-70)
  - PIXEL AVERAGING
  - OFFSET SUBTRACTION
  - GAIN CORRECTION
  
- \* 150 MB/S REED-SOLOMON ENCODER/DECODER (310-20-46)
  - MULTIPLEXER/DEMULTIPLEXER
  
- \* COMPUTER VISION (488-32-02)
  - OFFSET SUBTRACTION/GAIN CORRECTION
  - SUN SHADE CORRECTION
  - CONTRAST ENHANCEMENT

ORIGINAL PAGE IS  
OF POOR QUALITY



## WHY GaAs INTEGRATED CIRCUITS?

---

---

**HIGH SPEED**

**100-200 PSEC GATE DELAYS**

**LOW POWER**

**0.5-2 MWATTS/GATE**

**RADIATION HARD**

**50 MRADS TOTAL DOSE**

**WIDE TEMPERATURE RANGE**

**-200°C TO 200°C**



# ADAPTIVE PROGRAMMABLE PROCESSOR CHIP SET

8-BIT SLICE GENERAL PROCESSOR UNIT

CONTROL SEQUENCER AND ROM

GENERAL PURPOSE ROM/RAM

I/O AND INTERRUPT CONTROLLER

GATE ARRAY



# PERFORMANCE GOALS ADAPTIVE PROGRAMMABLE PROCESSOR

**CLOCK RATE:** 200 MILLION CLOCKS PER SECOND

**ADD TIME:** 5 nsecs

**8 x 8 MULTIPLY TIME:** 25 nsecs

— — — — —

**THROUGHPUT (PERFORMING NON-UNIFORM QUANTIZER): 150 MIPS**

## PROGRAM HARDWARE DELIVERABLES


- \* THREE ADAPTIVE PROGRAMMABLE PROCESSING BOARDS  
ONE BOARD CONTAINING GATE ARRAY #1 AND ONE 8 BIT SLICE GENERAL PROCESSOR WHICH WILL  
PERFORM AN IMAGE DATA COMPRESSION ALGORITHM


TWO BOARDS EACH WILL CONTAIN:

- TWO 8 BIT SLICE GENERAL PROCESSORS
- ONE CONTROL SEQUENCER WITH AN INTERNAL ROM (32K)
- TWO GENERAL RAM (128x8)
- TWO GATE ARRAYS FOR I/O AND INTERRUPT CONTROLLER  
AND CONFIGURED TO EMULATE THE 1750A INSTRUCTION SET.

- \* SOFTWARE FOR THE FOLLOWING SIGNAL PROCESSING ALGORITHMS  
DPCM NON UNIFORM QUANTIZER  
RADIOMETRIC CORRECTION  
DIGITAL FILTER  
(ONE TO BE DETERMINED).


ORIGINAL PAGE IS  
OF POOR QUALITY





The Non-Linear Quantizer Block Diagram

ORIGINAL PAGE IS  
OF POOR QUALITY




## DESIGN CHARACTERISTICS

### COMPLEXITY


8 BIT GENERAL PROCESSOR      950 GATES  
GATE ARRAY      437 GATES  
CONTROLLER LOGIC      191 GATES  
CONTROLLER MICROPROGRAM ROM      744x44 BITS

### POWER PER DEVICE


	<u>8 BIT SLICE (2)</u>	<u>8 BIT SLICE (6)</u>
POWER PER DEVICE	5 WATTS	
EXECUTE TIMES		
16 BIT ADD (AIM)	3 CYCLES	3 CYCLES
16 BIT MULTIPLY (MIM)	11	11
32 BIT FLOATING PT. ADD (FAR)	46	5
1750A DIAS INSTRUCTION MIX (5 NSEC CYCLE PERIOD)	12 MIPS	27 MIPS




# GaAs IC YIELD vs GATE COMPLEXITY





# DENSITY COMPARISON OF SILICON AND GaAs INTEGRATED CIRCUITS



# SPEED COMPARISON OF SILICON AND GaAs DEVICES



ORIGINAL PAGE IS  
OF POOR QUALITY



ACCOMPLISHMENTS FY84  
CONTRACT AWARD FOR GaAs APP CHIP SET  
CHIP SET ARCHITECTURE

2/84  
11/84

PLANNED ACCOMPLISHMENTS FY85

BIT SLICE/DESIGN PDR (COMPLETED)  
BIT SLICE/GATE ARRAY #1 CDR  
FAB, BIT SLICE/GATE ARRAY


2/85  
6/85  
12/85

PLANS

CONTROLLER/GATE ARRAY 2&3 FAB.  
CHIP SET CIRCUIT TESTING  
CIRCUIT BOARD FAB.  
APP CHIP SET SYSTEM TEST

8/86  
10/86  
4/87  
2/88

APP CHIP SET/HEMT TECHNOLOGY  
SELECTED INSTRUCTION SET PROCESSOR (SISP)



# ROCKWELL'S GaAs DIGITAL IC R&D PROGRAMS

## • REPRODUCIBILITY

## • PROCESS CONTROLS

## • DEVICE MODELLING

## • PROCESS DOCUMENTATION

## • MATERIALS R&D

## • RELIABILITY

## • DEVICE PERFORMANCE

## • CIRCUIT COMPLEXITY

## • GATE ARRAYS

MRDC 82-19036

ORIGINAL PAGE IS  
OF POOR QUALITY

